


UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS
UNITED STATES PATENT AND TRADEMARK OFFICE
WASHINGTON, D.C. 2023I
www.uspto.gov





Bib Data Sheet

CONFIRMATION NO. 9164

SERIAL NUMBE 09/765,958	R FILING DATE 01/18/2001 RULE	CLASS -702- 7 (4	GROUP ART 2857 2_17	-	ATTORNEY DOCKET NO. 260/085 US		
APPLICANTS Bulent Dervisoglu, Mountain View, CA; Laurence H. Cooke, Los Gatos, CA;							
** CONTINUING DATA **********************************							
** FOREIGN APPLICATIONS ************************************							
Foreign Priority claimed 35 USC 119 (a-d) condition met Verified and Acknowledged	STATE OR COUNTRY CA	SHEETS DRAWING 12	DRAWING CLAI		INDEPENDENT CLAIMS 3		
ADDRESS 22249 # 23639							
TITLE Hierarchical test circuit structure for chips with multiple circuit blocks							
·	•			All Fees 1.16 Fees (Filing)			
RECEIVED No	EES: Authority has been gi	edit DEPOSIT ACCOU	□ 1.1	1.17 Fees (Processing Ext. of			
840 No	o for following	• .		☐ 1.18 Fees (Issue) ☐ Other			
			☐ Cre	☐ Credit			